

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10






FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19






FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25

145B




FIG. 26




FIG. 27




FIG. 28






FIG. 29

145C




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34

ROW \ COLUMN	1	2	...	j	...	n
1			...		...	
2			...		...	
⋮	⋮	⋮	⋮		⋮	⋮
i			...		...	
i+1			...		...	
i+2			...	1	...	
i+3			...		...	
⋮		⋮	⋮		⋮	⋮
128			...		...	

FIG. 35

ROW \ COLUMN	1	2	...	i	i+1	i+2	i+3	...	64	65	...	128
1	1		...					...		0	...	
2		1	...					...		0	...	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	0	⋮	
i			...	1			1	...		0	...	
i+1			...		1			...			...	
i+2			...			1		...			...	
i+3			...				1	...			...	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮			⋮	
64			...					...	1		...	

LOWER BITS STORAGE AREA  
 UPPER BITS STORAGE AREA

FIG. 36




FIG. 37








FIG. 39




FIG. 40

Cr	YCK1	Dbj	Xj
L	L	L	HIGH-IMPEDANCE
L	L	H	Vcom
L	H	L	Va
L	H	H	Va
H	L	L	Vrest
H	L	H	Vrest
H	H	L	Vrest
H	H	H	Vrest

FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46






FIG. 47




FIG. 48




FIG. 49

Cr	YCK1	Ddbj		Xj
		LOWER BITS	UPPER BITS	
L	L	L	L or H	HIGH-IMPEDANCE
L	L	H	L or H	Vcom
L	H	L	L (0)	+Va
			H (1)	-Va
L	H	H	L (0)	+Va
			H (1)	-Va
H	L	L	L or H	Vrest
H	L	H	L or H	Vrest
H	H	L	L or H	Vrest
H	H	H	L or H	Vrest

FIG. 50




FIG. 51




FIG. 52




FIG. 53




FIG. 54




FIG. 55






FIG. 56




FIG. 57




FIG. 58

